{"version":"0.1","company":{"name":"YubHub","url":"https://yubhub.co","jobsUrl":"https://yubhub.co/jobs/city/seongnam-si"},"x-facet":{"type":"city","slug":"seongnam-si","display":"Seongnam-si","count":13},"x-feed-size-limit":100,"x-feed-sort":"enriched_at desc","x-feed-notice":"This feed contains at most 100 jobs (the most recently enriched). For the full corpus, use the paginated /stats/by-facet endpoint or /search.","x-generator":"yubhub-xml-generator","x-rights":"Free to redistribute with attribution: \"Data by YubHub (https://yubhub.co)\"","x-schema":"Each entry in `jobs` follows https://schema.org/JobPosting. YubHub-native raw fields carry `x-` prefix.","jobs":[{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_348b8311-659"},"title":"Applications Engineering, Staff Engineer","description":"<p>We currently have an opening for an Applications Engineering, Staff Engineer at Synopsys.</p>\n<p>You will be part of a highly experienced emulation product engineering team that collaborates closely with R&amp;D and customers.</p>\n<p>The team focuses on hardware-assisted verification products and drives all aspects of the technology life cycle, from development to customer deployment.</p>\n<p>Your responsibilities will include:</p>\n<ul>\n<li>Collaborating closely with R&amp;D and customers on hardware-assisted verification products.</li>\n<li>Driving all aspects of the technology life cycle, from development to product sign-off and customer deployment.</li>\n<li>Defining test strategies and methodologies to improve ease-of-use, quality of results, and interoperability with other Synopsys tools.</li>\n<li>Becoming an expert in emulation and prototyping methodologies and flows, including design, partitioning, testing, synthesis, and simulation-based verification.</li>\n<li>Leveraging your close interaction with customers, R&amp;D, Marketing, and Sales teams to demonstrate the differentiated emulation/verification environment.</li>\n<li>Adapting to recognized best practices and policies in Synopsys to become proficient in various processes involved in the Product Release Cycle.</li>\n<li>Working with designs from varied verticals to enable and support key ZeBu products in early-stage development.</li>\n</ul>\n<p>The impact you will have:</p>\n<ul>\n<li>Enhancing Synopsys&#39; emulation and prototyping solutions by driving technology development and customer deployment.</li>\n<li>Improving the ease-of-use, quality of results, and interoperability of Synopsys tools, contributing to overall product excellence.</li>\n<li>Providing expert consultation for solving complex problems, thereby increasing customer satisfaction and product adoption.</li>\n<li>Ensuring successful execution of projects from start to completion, contributing to the timely delivery of high-quality products.</li>\n<li>Supporting the advancement of cutting-edge designs in various verticals such as HPC, AI, storage, networking, and automotive.</li>\n<li>Facilitating the proliferation of Synopsys&#39; differentiated emulation/verification environment through close collaboration with multiple teams.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>BSEE/MS with 10+ years of related experience.</li>\n<li>Expertise in Emulation and/or Prototyping flows, systems, and methodologies.</li>\n<li>Strong proficiency in Verilog, System Verilog, VHDL and C/C++.</li>\n<li>Understanding of verification concepts and experience with functional simulators.</li>\n<li>Experience with scripting languages like Python and Tcl.</li>\n<li>Knowledge in Simulation flows, Assertion, DPI, and Transactors.</li>\n<li>Complex problem-solving and debugging skills.</li>\n<li>Strong communication skills and the ability to interact with customers and peers.</li>\n</ul>\n<p>Preferred qualifications:</p>\n<ul>\n<li>Knowledge in synthesis and timing analysis concepts.</li>\n<li>Familiarity with Synopsys solutions and tools like ZeBu, HAPS, VCS, Verdi, Proto Compiler, Synplify, DC, and Formality.</li>\n<li>Experience with Xilinx &amp; Altera architecture and toolchains.</li>\n<li>Protocols like PCIe, USB, Ethernet, DRAMs, HBM, NAND Flash.</li>\n<li>Computing systems like CPU architecture, OS.</li>\n<li>Understanding of SW/HW debug methodologies and experience with standard SW/HW debug tools.</li>\n<li>DFT solutions.</li>\n</ul>\n<p>Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_348b8311-659","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-staff-engineer/44408/102150757968?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Emulation and/or Prototyping flows","Verilog","System Verilog","VHDL","C/C++","Python","Tcl","Simulation flows","Assertion","DPI","Transactors"],"x-skills-preferred":["synthesis and timing analysis concepts","ZeBu","HAPS","VCS","Verdi","Proto Compiler","Synplify","DC","Formality","Xilinx & Altera architecture and toolchains","PCIe","USB","Ethernet","DRAMs","HBM","NAND Flash","CPU architecture","OS","SW/HW debug methodologies","DFT solutions"],"datePosted":"2026-10-20T10:24:11.287Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Emulation and/or Prototyping flows, Verilog, System Verilog, VHDL, C/C++, Python, Tcl, Simulation flows, Assertion, DPI, Transactors, synthesis and timing analysis concepts, ZeBu, HAPS, VCS, Verdi, Proto Compiler, Synplify, DC, Formality, Xilinx & Altera architecture and toolchains, PCIe, USB, Ethernet, DRAMs, HBM, NAND Flash, CPU architecture, OS, SW/HW debug methodologies, DFT solutions"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_dbb78a41-019"},"title":"Applications Engineering, Sr Staff Engineer","description":"<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines.</p>\n<p>You are a highly motivated and innovative individual with a strong background in emulation and prototyping methodologies. You will collaborate closely with R&amp;D and customers on hardware-assisted verification products, driving all aspects of the technology life cycle, from development to product sign-off and customer deployment.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Collaborate with R&amp;D and customers on hardware-assisted verification products</li>\n<li>Drive all aspects of the technology life cycle, from development to product sign-off and customer deployment</li>\n<li>Define test strategies and methodologies to improve ease-of-use, quality of results, and interoperability with other Synopsys tools</li>\n<li>Become an expert in emulation and prototyping methodologies and flows</li>\n<li>Leverage close interaction with customers, R&amp;D, Marketing, and Sales teams to demonstrate the differentiated emulation/verification environment</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>BSEE/MS with 10+ years of related experience</li>\n<li>Expertise in Emulation and/or Prototyping flows, systems, and methodologies</li>\n<li>Strong proficiency in Verilog, System Verilog, VHDL, and C/C++</li>\n<li>Understanding of verification concepts and experience with functional simulators</li>\n<li>Experience with scripting languages like Python and Tcl</li>\n<li>Complex problem-solving and debugging skills</li>\n<li>Strong communication skills and the ability to interact with customers and peers</li>\n</ul>\n<p>Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_dbb78a41-019","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-sr-staff-engineer/44408/101938929792?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","System Verilog","VHDL","C/C++","Python","Tcl","Emulation","Prototyping"],"x-skills-preferred":["synthesis","timing analysis","Xilinx","Altera","PCIe","USB","Ethernet","DRAMs","HBM","NAND Flash","CPU architecture","OS","SW/HW debug methodologies","DFT solutions"],"datePosted":"2026-10-15T08:11:32.090Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, System Verilog, VHDL, C/C++, Python, Tcl, Emulation, Prototyping, synthesis, timing analysis, Xilinx, Altera, PCIe, USB, Ethernet, DRAMs, HBM, NAND Flash, CPU architecture, OS, SW/HW debug methodologies, DFT solutions"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_16e9ae68-069"},"title":"Verification AI Engineer","description":"<p>Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing.</p>\n<p>As a Verification AI Engineer, you will design and build AI-powered tools and workflows that make verification engineers more productive, whether that is smarter debug assistants, automated coverage analysis, or intelligent testbench generation.</p>\n<p>You will work directly with Product Engineering and R&amp;D teams to identify high-impact verification pain points and translate them into concrete AI-assisted solutions.</p>\n<p>Your responsibilities will include:</p>\n<ul>\n<li>Designing and building AI-powered tools and workflows</li>\n<li>Working with Product Engineering and R&amp;D teams to identify pain points</li>\n<li>Integrating AI technologies like LLMs, RAG systems, AI agents, and workflow orchestration frameworks</li>\n<li>Evaluating emerging AI frameworks and technologies</li>\n<li>Providing technical leadership across the Korea Verification team</li>\n<li>Collaborating with global cross-functional teams</li>\n<li>Debugging complex integration issues</li>\n</ul>\n<p>The impact you will have:</p>\n<ul>\n<li>Reducing time-to-coverage and debug cycles for verification engineers</li>\n<li>Accelerating adoption of AI across Synopsys verification products</li>\n<li>Enabling verification teams to make better decisions faster</li>\n<li>Contributing directly to Synopsys&#39; leadership in AI-driven EDA solutions</li>\n<li>Improving engineering quality and efficiency across semiconductor development</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor&#39;s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field, plus 10+ years in semiconductor verification or related engineering roles</li>\n<li>Deep hands-on experience with verification methodologies and flows</li>\n<li>Strong programming skills in Python or similar languages</li>\n<li>Demonstrated ability to build software that integrates with complex engineering workflows</li>\n<li>Experience or strong interest in applying AI, machine learning, LLMs, or automation technologies</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Comprehensive medical and healthcare plans</li>\n<li>Time away programs</li>\n<li>Family support</li>\n<li>ESPP</li>\n<li>Retirement plans</li>\n<li>Competitive salaries</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_16e9ae68-069","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/verification-ai-engineer/44408/101890608144?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["AI","Machine Learning","LLMs","Automation","Python","Verification methodologies","Flows","Software development"],"x-skills-preferred":["RAG systems","AI agents","Workflow orchestration frameworks","Static verification","Formal verification","Verification automation"],"datePosted":"2026-10-13T07:02:04.216Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"AI, Machine Learning, LLMs, Automation, Python, Verification methodologies, Flows, Software development, RAG systems, AI agents, Workflow orchestration frameworks, Static verification, Formal verification, Verification automation"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_71dac5cf-e40"},"title":"Senior Staff Engineer, Custom IC Layout","description":"<p>Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing.</p>\n<p>As a Senior Staff Engineer, Custom IC Layout, you will work directly with the largest semiconductor companies in Korea on the most advanced nodes in production today.</p>\n<p><strong>What You&#39;ll Be Doing</strong></p>\n<ul>\n<li>Own Custom Compiler technical engagement at leading Korean foundry, memory, and fabless customers, driving tool deployment, methodology adoption, and advanced-node enablement on their most critical custom layout projects</li>\n<li>Lead on-site debug and root-cause analysis for blocker issues, working directly with customer layout teams and Synopsys R&amp;D to deliver patches, workarounds, and hotfixes aligned to customer tapeout schedules</li>\n<li>Develop and validate node-to-node and fab-to-fab analog IP migration methodologies, building production-ready flows that scale across multiple process nodes and customer design environments</li>\n<li>Drive adoption of layout synthesis using ASO.ai and other Synopsys.ai solutions, integrating them into customer workflows and proving out ROI on real customer designs</li>\n<li>Build and deliver methodology decks, application notes, training materials, and customer-facing workshops that translate complex tool capabilities into actionable flows for layout engineers</li>\n<li>Validate new Custom Compiler features on customer reference designs at advanced nodes, providing feedback to R&amp;D on what works, what breaks, and what needs to change before general release</li>\n<li>Partner with field application teams and R&amp;D to define product roadmap priorities based on direct customer engagement, ensuring that what we build next is what these customers actually need</li>\n</ul>\n<p><strong>The Impact You Will Have</strong></p>\n<ul>\n<li>Enable leading Korean foundry, memory, and fabless customers to adopt Custom Compiler and layout synthesis on their most advanced nodes, directly accelerating their time to tapeout and reducing manual layout effort</li>\n<li>Unblock critical customer tapeouts by resolving tool and methodology issues that would otherwise delay production schedules by weeks or months</li>\n<li>Build migration flows that allow customers to reuse analog IP across nodes and fabs, protecting millions of dollars in prior design investment and reducing redesign cycles</li>\n<li>Shape the Custom Compiler product roadmap by feeding real customer requirements and pain points directly into R&amp;D, ensuring that future releases solve the problems that matter most to our largest accounts</li>\n<li>Establish Synopsys as the trusted technical partner for custom layout at Korea&#39;s leading semiconductor companies, strengthening customer relationships and driving long-term tool adoption</li>\n<li>Accelerate industry adoption of AI-driven layout synthesis by proving out ASO.ai on production designs, demonstrating measurable productivity gains that change how layout teams work</li>\n<li>Train and enable dozens of customer layout engineers through workshops and direct engagement, multiplying your impact across entire design organizations</li>\n</ul>\n<p><strong>What You&#39;ll Need</strong></p>\n<ul>\n<li>BS, MS, or PhD in Electrical Engineering, Computer Engineering, or related field</li>\n<li>7+ years of hands-on experience in custom IC layout for analog, mixed-signal, memory, standard cell, or IP blocks, or in EDA Product Engineering or Application Engineering supporting custom layout tools</li>\n<li>Proficiency with Synopsys Custom Compiler or Cadence Virtuoso, including deep familiarity with layout editors, design rule checking, LVS flows, and parasitic extraction</li>\n<li>Strong understanding of advanced-node design rules, physical verification flows, and parasitic-aware layout techniques for advanced-node</li>\n<li>Scripting capability in SKILL, Python, or Tcl, with comfort working in Linux/Unix environments to automate flows and debug tool issues</li>\n<li>Fluency in Korean and strong English communication skills, with the ability to present technical content to customer executives and lead workshops for engineering teams</li>\n<li>Experience with analog IP migration across process nodes or foundries, or hands-on work with layout synthesis tools, is a strong differentiator</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_71dac5cf-e40","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/senior-staff-engineer-custom-ic-layout/44408/101594460304?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":"onsite","x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Custom IC Layout","Synopsys Custom Compiler","Cadence Virtuoso","SKILL","Python","Tcl","Linux/Unix"],"x-skills-preferred":["analog IP migration","layout synthesis tools"],"datePosted":"2026-10-07T04:19:40.623Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Custom IC Layout, Synopsys Custom Compiler, Cadence Virtuoso, SKILL, Python, Tcl, Linux/Unix, analog IP migration, layout synthesis tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6a4a3e5b-9ff"},"title":"Applications Engineering, Engineer","description":"<p>We are seeking an Applications Engineering, Engineer to join our team at Synopsys in Seongnam-si, Gyeonggi-do, South Korea.</p>\n<p>You will be part of the Global Signoff Organization, supporting customers using ICV and StarRC across physical verification and parasitic extraction workflows. Your responsibilities will include providing direct technical support to design teams, debugging complex technical issues, developing and refining ICV and StarRC signoff methodologies, collaborating with customer engineering teams and senior colleagues, assisting with technical guidance and training, working with Synopsys R&amp;D teams, documenting technical solutions, and leveraging AI-driven techniques to help customers develop and optimize design methodologies.</p>\n<p>The ideal candidate will have foundational knowledge of signoff, experience with ICV and StarRC, and strong problem-solving, communication, and customer engagement skills. You will need to be able to work in a Linux/Unix environment, have basic understanding of semiconductor design, foundry flows, design rule checking, layout-versus-schematic verification, and RC extraction concepts, and be proficient in scripting languages such as Tcl or Python.</p>\n<p>In this role, you will enable customers to achieve faster, more reliable signoff closure on cutting-edge semiconductor designs, reduce extraction and timing correlation issues, help customers scale signoff workflows, accelerate problem resolution, improve ICV and StarRC adoption and effectiveness, build trust and technical credibility with customers, and influence product roadmap priorities.</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6a4a3e5b-9ff","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-engineer/44408/101430888656?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"entry","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ICV","StarRC","physical verification","parasitic extraction","semiconductor design","Linux/Unix","Tcl","Python"],"x-skills-preferred":["Korean","English"],"datePosted":"2026-10-03T03:03:43.369Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ICV, StarRC, physical verification, parasitic extraction, semiconductor design, Linux/Unix, Tcl, Python, Korean, English"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_65b5ca37-e71"},"title":"Applications Engineering, Sr Engineer Engineer","description":"<p>You will be part of the Korea-based Applications Engineering team supporting Synopsys verification solutions. As an Applications Engineering, Sr Engineer Engineer, you will provide technical support and consultation to customers using VCS simulator and Verdi debug platform, resolving issues that range from setup and configuration to complex simulation performance bottlenecks.</p>\n<p>You have spent years deep in verification, the kind where you know that a clean testbench is only half the battle and the other half is figuring out why a simulation that should take two hours is taking twelve. You have debugged enough UVM environments to spot a misconfigured factory override from three files away, and you have worked with UPF long enough to know that low-power intent and actual low-power behavior are not always the same thing.</p>\n<p>Your responsibilities will include:</p>\n<ul>\n<li>Providing technical support and consultation to customers using VCS simulator and Verdi debug platform</li>\n<li>Engaging directly with customer verification teams to optimize their workflows, improve regression efficiency, and troubleshoot testbench and UVM environment issues</li>\n<li>Delivering best practices and methodology guidance for SystemVerilog, UVM, and low-power verification using UPF</li>\n<li>Developing scripts, automation flows, and technical documentation that help customers adopt and scale Synopsys verification tools across their projects</li>\n<li>Debugging complex simulation and verification challenges</li>\n<li>Collaborating with internal R&amp;D, field engineering, and product teams to escalate issues, share customer feedback, and contribute to product improvements</li>\n</ul>\n<p>The impact you will have:</p>\n<ul>\n<li>Customers will close verification faster because their simulation runs are optimized and their debug cycles are shorter</li>\n<li>Verification teams will adopt UVM and low-power methodologies more confidently</li>\n<li>Complex technical escalations will get resolved</li>\n<li>Synopsys tools will be used more effectively across Korea&#39;s semiconductor ecosystem</li>\n<li>Internal product teams will build better features because you brought them real-world customer feedback and use cases</li>\n</ul>\n<p>To be successful in this role, you will need:</p>\n<ul>\n<li>5–10 years of hands-on experience in ASIC or SoC verification</li>\n<li>Strong proficiency in Verilog, SystemVerilog, and UVM methodology</li>\n<li>Hands-on experience with UPF and low-power verification</li>\n<li>Demonstrated ability to debug complex simulation issues</li>\n<li>Experience with VCS, Verdi, or other industry-standard simulation and debug tools is a strong plus</li>\n<li>Familiarity with scripting languages like Python, Tcl, or shell scripting for automation and flow development</li>\n<li>Ability to communicate technical concepts clearly in both Korean and English</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_65b5ca37-e71","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-sr-engineer-engineer/44408/101338136336?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["ASIC or SoC verification","Verilog","SystemVerilog","UVM methodology","UPF and low-power verification","Debugging complex simulation issues","VCS","Verdi","Python","Tcl","shell scripting"],"x-skills-preferred":["Experience with VCS, Verdi, or other industry-standard simulation and debug tools"],"datePosted":"2026-10-01T02:21:40.940Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"ASIC or SoC verification, Verilog, SystemVerilog, UVM methodology, UPF and low-power verification, Debugging complex simulation issues, VCS, Verdi, Python, Tcl, shell scripting, Experience with VCS, Verdi, or other industry-standard simulation and debug tools"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_a2e2b0ae-f5c"},"title":"Applications Engineering, Sr Staff Engineer","description":"<p>At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines.</p>\n<p>As an Applications Engineering, Sr Staff Engineer, you will provide place-and-route (P&amp;R) technical support to field engineers, technicians, and product support personnel. You will diagnose, troubleshoot, and debug complex electro/mechanical equipment, computer systems, and software. You will collaborate with customers to understand their technical requirements and deliver tailored solutions.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Provide place-and-route (P&amp;R) technical support to field engineers, technicians, and product support personnel.</li>\n<li>Diagnose, troubleshoot, and debug complex electro/mechanical equipment, computer systems, and software.</li>\n<li>Collaborate with customers to understand their technical requirements and deliver tailored solutions.</li>\n<li>Conduct training sessions and workshops for both customers and internal teams.</li>\n<li>Develop and maintain technical documentation and support materials.</li>\n<li>Work closely with the development team to identify and resolve product issues.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhance customer satisfaction by delivering timely and effective technical support.</li>\n<li>Contribute to the development and enhancement of Synopsys products.</li>\n<li>Help customers maximize the value of Synopsys technologies.</li>\n<li>Reduce downtime and increase the efficiency of customer operations.</li>\n<li>Strengthen customer relationships and build trust in Synopsys.</li>\n<li>Drive continuous improvement in support processes and best practices.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>Bachelor’s degree or Master&#39;s degree in Electrical Engineering, Computer Science, or a related field.</li>\n<li>Solid understanding of semiconductor and software technologies.</li>\n<li>Experience in troubleshooting and debugging complex systems.</li>\n<li>A candidate with over 10 years of experience in place-and-route using Innovus, IC Compiler II or Fusion Compiler, and capable of conducting detailed timing analysis.</li>\n<li>Proficiency in programming languages such as C/C++, Python, or similar.</li>\n<li>Excellent analytical and problem-solving skills.</li>\n<li>Excellent communicator with strong interpersonal skills.</li>\n<li>Detail-oriented and highly organized.</li>\n<li>Proactive and self-motivated.</li>\n<li>Adaptable and able to thrive in a fast-paced environment.</li>\n<li>Collaborative team player with a positive attitude.</li>\n</ul>\n<p>Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_a2e2b0ae-f5c","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-sr-staff-engineer/44408/101302185136?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Electrical Engineering","Computer Science","semiconductor technologies","software technologies","troubleshooting","debugging","C/C++","Python","Innovus","IC Compiler II","Fusion Compiler"],"x-skills-preferred":[],"datePosted":"2026-09-30T01:32:13.562Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Electrical Engineering, Computer Science, semiconductor technologies, software technologies, troubleshooting, debugging, C/C++, Python, Innovus, IC Compiler II, Fusion Compiler"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_0d77ee76-28b"},"title":"Applications Engineering, Sr Engineer","description":"<p>You will engineer the future with Synopsys, the leader in engineering solutions from silicon to systems. As an Applications Engineering, Sr Engineer, you will work on sign-off tools that determine whether billion-dollar chips actually work. Your role involves supporting customer tape-outs using PrimeTime, PrimeShield, PrimeClosure, and PrimePower, working directly with design teams to resolve timing, power, and sign-off issues under tight schedules.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Support customer tape-outs using PrimeTime, PrimeShield, PrimeClosure, and PrimePower</li>\n<li>Drive adoption of newly developed features by running beta programs and building proof-of-concept flows</li>\n<li>Debug complex customer designs and reproduce issues in-house</li>\n<li>Capture customer requirements and propose product enhancements</li>\n<li>Create and deliver technical training sessions, presentations, and demos</li>\n<li>Collaborate with local and global applications engineering teams</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enable successful tape-outs for customers building leading-edge semiconductor designs</li>\n<li>Accelerate customer adoption of new PrimeTime suite capabilities</li>\n<li>Shape future product direction by translating real-world design challenges into actionable R&amp;D requirements</li>\n<li>Build long-term customer relationships rooted in technical credibility and responsiveness</li>\n</ul>\n<p>What You&#39;ll Need:</p>\n<ul>\n<li>3+ years of hands-on experience in semiconductor design</li>\n<li>Deep expertise in static timing analysis, power analysis, or physical design sign-off</li>\n<li>Strong working knowledge of PrimeTime</li>\n<li>Proven ability to debug timing and power issues in complex SoC or ASIC designs</li>\n<li>Solid scripting skills in Tcl, Python, or Perl</li>\n<li>Experience working directly with customers in a technical support capacity</li>\n</ul>\n<p>Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_0d77ee76-28b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-sr-engineer/44408/100812692128?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["PrimeTime","PrimeShield","PrimeClosure","PrimePower","static timing analysis","power analysis","physical design sign-off","Tcl","Python","Perl"],"x-skills-preferred":[],"datePosted":"2026-09-18T20:16:55.111Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"PrimeTime, PrimeShield, PrimeClosure, PrimePower, static timing analysis, power analysis, physical design sign-off, Tcl, Python, Perl"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_4dd9b788-c39"},"title":"Applications Engineering, Staff Engineer","description":"<p>We are seeking a highly motivated Staff Engagement Applications Engineer with over 6-8 years of hands-on experience in synthesis or formal verification for Tape out projects. As a Staff Engineer, you will provide front-end technical support to field engineers, technicians, and product support personnel. You will diagnose, troubleshoot, and debug complex electro/mechanical equipment, computer systems, and software. You will collaborate with customers to understand their technical requirements and deliver tailored solutions. Additionally, you will conduct training sessions and workshops for both customers and internal teams, develop and maintain technical documentation and support materials, and work closely with the development team to identify and resolve product issues.</p>\n<p>The ideal candidate will have a Bachelor&#39;s or Master&#39;s degree in Electrical Engineering, Computer Science, or a related field, solid understanding of semiconductor and software technologies, and experience with EDA tools like DC, Formality, RTLA, and Fusion Compiler. Excellent communication and problem-solving skills are required.</p>\n<p>We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_4dd9b788-c39","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-staff-engineer/44408/100490431200?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Electrical Engineering","Computer Science","EDA tools","DC","Formality","RTLA","Fusion Compiler","scripting languages like C/C++, Perl, and Tcl","ASIC design flow","VLSI","CAD development"],"x-skills-preferred":[],"datePosted":"2026-09-12T17:03:30.428Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Electrical Engineering, Computer Science, EDA tools, DC, Formality, RTLA, Fusion Compiler, scripting languages like C/C++, Perl, and Tcl, ASIC design flow, VLSI, CAD development"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_608c9483-506"},"title":"Applications Engineering, Sr Staff Engineer","description":"<p>As Corporate Applications Engineer for Mask Synthesis, you will be the primary technical contact for customers, supporting Proteus OPC &amp; ILT, RET tool.</p>\n<p>The simulator covers a wide range of applications in optical, immersion, extreme ultraviolet (EUV), and electron beam (e-beam) lithography, allowing for precise verification &amp; process margin validation and thorough focus &amp; dose analysis of overall optical &amp; resist proximity effects.</p>\n<p>Further, as the product expert you will work with PE, R&amp;D in Europe/US, sales, and our customers to help drive the development and acceptance of our products.</p>\n<p>Duties include both pre-sales and post-sales activities such as technical support of the product, testing, example creation, benchmarking, technical training, and onsite evaluation support.</p>\n<p>At customers and within Synopsys departments the candidate will also interface and support various engineers for mask synthesis working on Lithography Proximity Correction.</p>\n<p><strong>Minimum Requirements</strong></p>\n<ul>\n<li>The candidate holds an advanced degree (Master or PhD) in Physics, Computer Science, Chemistry, Material Science, or Electrical Engineering.</li>\n<li>Hands-on in computer skills, including Windows, Linux, scripting (e.g. TCL, Python, Perl) and programming skills. Experience with MATLAB or TCL is an advantage.</li>\n<li>Excellent communication and organizational skills are required to handle customer projects proactively and support request efficiently.</li>\n<li>Strong desire and ability to work on new topics to overcome future lithographic challenges in semiconductor industry.</li>\n<li>Successful candidate has high self-motivation and can work independently without day-to-day supervision.</li>\n<li>Strong networking tasks with internal teams or external customers or cross functional projects demand good verbal and written English skills.</li>\n<li>Excellent problem-solving skills.</li>\n</ul>\n<p><strong>Preferred Requirements</strong></p>\n<ul>\n<li>The position requires at least 3+ years experiences with advanced patterning and/or mask fabrication techniques as well as a good background in general semiconductor manufacturing technology.</li>\n<li>Knowledge of lithography Mask synthesis (OPC, RET &amp; LRC) and/or Lithography simulation is desired.</li>\n<li>Experience with photolithography theory including optics, mask or wafer topographic EMF modeling or resist modeling is a strong advantage.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_608c9483-506","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-sr-staff-engineer/44408/100442531056?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Windows","Linux","scripting","programming skills","Python","Perl","TCL","MATLAB","communication skills","organizational skills","problem-solving skills","Physics","Computer Science","Chemistry","Material Science","Electrical Engineering"],"x-skills-preferred":["advanced patterning","mask fabrication techniques","semiconductor manufacturing technology","lithography Mask synthesis","Lithography simulation","photolithography theory","optics","mask or wafer topographic EMF modeling","resist modeling"],"datePosted":"2026-09-11T15:07:45.212Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Windows, Linux, scripting, programming skills, Python, Perl, TCL, MATLAB, communication skills, organizational skills, problem-solving skills, Physics, Computer Science, Chemistry, Material Science, Electrical Engineering, advanced patterning, mask fabrication techniques, semiconductor manufacturing technology, lithography Mask synthesis, Lithography simulation, photolithography theory, optics, mask or wafer topographic EMF modeling, resist modeling"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_6926e143-e5b"},"title":"Applications Engineering, Sr Staff Engineer","description":"<p>You will work on sign-off tools that determine whether billion-dollar chips actually work, supporting customer tape-outs using PrimeTime, PrimeShield, PrimeClosure, and PrimePower. Your role involves driving adoption of newly developed features, debugging complex customer designs, capturing customer requirements, and creating technical training sessions.</p>\n<p>Key responsibilities include:</p>\n<ul>\n<li>Supporting customer tape-outs using PrimeTime tools</li>\n<li>Driving adoption of new features through beta programs and proof-of-concept flows</li>\n<li>Debugging complex designs and reproducing issues in-house</li>\n<li>Capturing customer requirements and proposing product enhancements</li>\n<li>Creating technical training sessions and presentations</li>\n<li>Collaborating with applications engineering teams to share knowledge and best practices</li>\n</ul>\n<p>The impact you will have includes enabling successful tape-outs, accelerating customer adoption of new capabilities, shaping future product direction, building long-term customer relationships, reducing time-to-resolution for complex issues, and improving tool quality and usability.</p>\n<p>Requirements include 8+ years of hands-on experience in semiconductor design, strong working knowledge of PrimeTime, and proven ability to debug timing and power issues in complex SoC or ASIC designs.</p>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_6926e143-e5b","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-sr-staff-engineer/44408/100466373072?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["PrimeTime","PrimeShield","PrimeClosure","PrimePower","static timing analysis","power analysis","physical design sign-off","Tcl","Python","Perl"],"x-skills-preferred":[],"datePosted":"2026-09-11T15:03:40.242Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"PrimeTime, PrimeShield, PrimeClosure, PrimePower, static timing analysis, power analysis, physical design sign-off, Tcl, Python, Perl"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_002fcf66-802"},"title":"Analog Design, Staff Engineer","description":"<p>Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.</p>\n<p>We&#39;re looking for an Analog Circuit Design Engineer to join our team! As an Analog Circuit Design Engineer, you will be responsible for ensuring analog sub-block performance adheres to SerDes standards and architecture document specifications. You will identify and refine circuit implementations to achieve optimal power, area, and performance targets. You will also propose design and verification strategies that efficiently use simulator features to ensure the highest quality design.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Ensuring analog sub-block performance adheres to SerDes standards and architecture document specifications.</li>\n<li>Identifying and refining circuit implementations to achieve optimal power, area, and performance targets.</li>\n<li>Proposing design and verification strategies that efficiently use simulator features to ensure the highest quality design.</li>\n<li>Overseeing physical layout to minimize the effect of parasitics, device stress, and process variation.</li>\n<li>Partnering with digital RTL engineers on the verification of calibration, adaptation, and control algorithms for analog circuits.</li>\n<li>Presenting simulation data for peer and customer review.</li>\n<li>Taking ownership of analog and mixed-signal building blocks that are integrated as part of a larger SerDes design.</li>\n<li>Documenting design features and test plans.</li>\n<li>Consulting on the electrical characterization of your circuit within the SerDes IP product.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>MSc with 4+ years of SerDes/High-Speed analog design experience.</li>\n<li>Familiarity with the transistor-level circuit design of fundamental analog and mixed-signal building blocks.</li>\n<li>Silicon-proven experience implementing circuits for analog and mixed-signal building blocks.</li>\n<li>Design experience with some of the following SerDes sub-circuits: receive equalizers, data samplers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase interpolator, delay-locked loop, phase-locked loop, bandgap reference, ADC, DAC.</li>\n<li>Experience optimizing CMOS layout to minimize the effect of parasitic resistance and capacitance, and to reduce the effects of local device mismatch and proximity effects.</li>\n<li>Awareness of ESD issues (i.e. circuit techniques, layout) and design for reliability (i.e. electro-migration, IR, aging, etc.).</li>\n<li>Experience with EDA tools for schematic entry, physical layout, and design verification.</li>\n<li>Knowledge of SPICE simulators and simulation methods.</li>\n<li>Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture.</li>\n<li>Experience with TCL, Perl, C, Python, MATLAB.</li>\n</ul>\n<p>Benefits:</p>\n<ul>\n<li>Comprehensive medical and healthcare plans that work for you and your family.</li>\n<li>In addition to company holidays, we have ETO and FTO Programs.</li>\n<li>Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.</li>\n<li>Purchase Synopsys common stock at a 15% discount, with a 24-month look-back.</li>\n<li>Save for your future with our retirement plans that vary by region and country.</li>\n<li>Competitive salaries.</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_002fcf66-802","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/analog-design-staff-engineer/44408/100333569952?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"staff","x-job-type":"employee","x-salary-range":null,"x-skills-required":["SerDes","High-Speed analog design","CMOS design","EDA tools","SPICE simulators","Verilog-A","TCL","Perl","C","Python","MATLAB"],"x-skills-preferred":[],"datePosted":"2026-09-08T14:04:16.024Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"occupationalCategory":"Engineering","industry":"Technology","skills":"SerDes, High-Speed analog design, CMOS design, EDA tools, SPICE simulators, Verilog-A, TCL, Perl, C, Python, MATLAB"},{"@context":"https://schema.org","@type":"JobPosting","identifier":{"@type":"PropertyValue","name":"YubHub","value":"job_17e5d7c9-f7e"},"title":"Applications Engineering, Sr Staff Engineer","description":"<p>You are a highly motivated and innovative individual with a strong background in emulation and prototyping methodologies. You will collaborate closely with R&amp;D and customers on hardware-assisted verification products, driving all aspects of the technology life cycle, from development to product sign-off and customer deployment.</p>\n<p>Responsibilities:</p>\n<ul>\n<li>Collaborating closely with R&amp;D and customers on hardware-assisted verification products.</li>\n<li>Driving all aspects of the technology life cycle, from development to product sign-off and customer deployment.</li>\n<li>Defining test strategies and methodologies to improve ease-of-use, quality of results, and interoperability with other Synopsys tools.</li>\n<li>Becoming an expert in emulation and prototyping methodologies and flows, including design, partitioning, testing, synthesis, and simulation-based verification.</li>\n<li>Leveraging your close interaction with customers, R&amp;D, Marketing, and Sales teams to demonstrate the differentiated emulation/verification environment.</li>\n<li>Adapting to recognized best practices and policies in Synopsys to become proficient in various processes involved in the Product Release Cycle.</li>\n<li>Working with designs from varied verticals to enable and support key ZeBu products in early-stage development.</li>\n</ul>\n<p>The Impact You Will Have:</p>\n<ul>\n<li>Enhancing Synopsys&#39; emulation and prototyping solutions by driving technology development and customer deployment.</li>\n<li>Improving the ease-of-use, quality of results, and interoperability of Synopsys tools, contributing to overall product excellence.</li>\n<li>Providing expert consultation for solving complex problems, thereby increasing customer satisfaction and product adoption.</li>\n<li>Ensuring successful execution of projects from start to completion, contributing to the timely delivery of high-quality products.</li>\n<li>Supporting the advancement of cutting-edge designs in various verticals such as HPC, AI, storage, networking, and automotive.</li>\n<li>Facilitating the proliferation of Synopsys&#39; differentiated emulation/verification environment through close collaboration with multiple teams.</li>\n</ul>\n<p>Requirements:</p>\n<ul>\n<li>BSEE/MS with 10+ years of related experience.</li>\n<li>Expertise in Emulation and/or Prototyping flows, systems, and methodologies.</li>\n<li>Strong proficiency in Verilog, System Verilog, VHDL and C/C++</li>\n<li>Understanding of verification concepts and experience with functional simulators.</li>\n<li>Experience with scripting languages like Python and Tcl</li>\n<li>Knowledge in Simulation flows, Assertion, DPI, and Transactors.</li>\n<li>Complex problem-solving and debugging skills.</li>\n<li>Strong communication skills and the ability to interact with customers and peers.</li>\n<li>Knowledge in synthesis and timing analysis concepts (preferred).</li>\n<li>Familiarity with Synopsys solutions and tools like ZeBu, HAPS, VCS, Verdi, Proto Compiler, Synplify, DC, and Formality (preferred).</li>\n<li>Experience with Xilinx &amp; Altera architecture and toolchains (preferred).</li>\n<li>Protocols like PCIe, USB, Ethernet, DRAMs, HBM, NAND Flash (preferred).</li>\n<li>Computing systems like CPU architecture, OS (preferred)</li>\n<li>Understanding of SW/HW debug methodologies and experience with standard SW/HW debug tools (preferred).</li>\n<li>DFT solutions (preferred)</li>\n</ul>\n<p style=\"margin-top:24px;font-size:13px;color:#666;\">XML job scraping automation by <a href=\"https://yubhub.co\">YubHub</a></p>","url":"https://yubhub.co/jobs/job_17e5d7c9-f7e","directApply":true,"hiringOrganization":{"@type":"Organization","name":"Synopsys","sameAs":"https://careers.synopsys.com","logo":"https://logos.yubhub.co/careers.synopsys.com.png"},"x-apply-url":"https://careers.synopsys.com/job/seongnam-si/applications-engineering-sr-staff-engineer/44408/99783027792?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply","x-work-arrangement":null,"x-experience-level":"senior","x-job-type":"full-time","x-salary-range":null,"x-skills-required":["Verilog","System Verilog","VHDL","C/C++","Python","Tcl","Emulation","Prototyping"],"x-skills-preferred":["synthesis","timing analysis","Xilinx","Altera","PCIe","USB","Ethernet","DRAMs","HBM","NAND Flash","CPU architecture","OS","DFT solutions"],"datePosted":"2026-08-27T08:03:07.624Z","jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Seongnam-si, Gyeonggi-do"}},"employmentType":"FULL_TIME","occupationalCategory":"Engineering","industry":"Technology","skills":"Verilog, System Verilog, VHDL, C/C++, Python, Tcl, Emulation, Prototyping, synthesis, timing analysis, Xilinx, Altera, PCIe, USB, Ethernet, DRAMs, HBM, NAND Flash, CPU architecture, OS, DFT solutions"}]}